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I. INTRODUCTION
One of the drawbacks of computer aided instruction is the lack of speed
and the complex methods required to input information into the computer. The
conventional use of punched cards requires a knowledge of a programming
language and punching equipment.
Some recent systems use slide projectors to project pictures with multiple
choice responses. The user replies by pushing a button corresponding to the
correct response. This method of inputing information is faster and simpler
for the user than punched cards, but assumes the user can read. The number
of buttons available with these systems is usually small (Medi Data 320 system
provides 5) so that extensive branching techniques are required for a series
of related questions.
One of the most recent systems, developed at the University of Pittsburgh
,
consists of a slide projector, touch sensitive surface, and related electronics.
The surface consists of a glass plate with a transparent coating of conductive
tin oxide on one surface. This surface is divided into conductive strips by
heavily scribed lines. Wires spaced 1/3" apart are strung perpendicular to
the scribed lines 1/8" above the glass surface. A sheet of plastic is stretched
over the wires. When the plastic is pressed to the glass, contact is made be-
tween a wire and a conductive strip. The associated electronics detects the
contact and generates a binary coded octal describing the position. The sur-
face thus divides the screen of the projector into smaller active squares.
The touch sensitive system has many desirous features when compared to
previous input methods. Response can be made directly on the surface so that
the user may "point to" (touch) specific parts of a picture. Depending on the

2resolution of the surface many more responses per frame are available with
the touch method. More responses means that many questions can be asked on
a single frame, thus, conserving slide space in the projector.
The touch system does have some serious liabilities. The transparency
of the surface is inhibited by the scribe lines, the wire, and the plastic.
It is also possible to touch the surface lightly and not force a wire to con-
tact a conductive strip. The user has no indication of this error. The pos-
sibility also exists of a multiple touch, the user may inadvertently place
something on the screen (elbow, other hand, keys, etc.) making the following
responses meaningless.
The light sensitive surface to be described has all the desirous features
of the touch sensitive surface and is intrinsically free from most of the
drawbacks of the touch sensitive surface. The light sensitive surface is
actually a frame that forms a border around the projecting surface so it in
no way distorts the visual properties of the surface. A light source is used
to excite the light sensors so the user knows he has made a good "touch" by
observing if the light is on or off. Also, it is not possible to excite non-
adjacent squares such as on the touch sensitive surface.
When a light source is placed on a square, the light sensitive system
developed provides electronics to detect the location of the light, code the
location in binary, and input the information to the computer. The system
may provide a warning to the user when two or more squares have been excited
by the light source, or choose the square with the smallest co-ordinate.
The light sensitive system developed has a square screen with eleven
inch sides. The Kedi Data 320 projection screen is also this size. The
light sensitive screen is divided into sixteen smaller squares. Ideally a

unique code would be generated for each square when a light source was placed
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Figure 1. Light Sensitive Screen and Possible Code
The code consists of six bits. The first and last bit are start and
stop bits and are present each time a code is generated. The remaining
four bits are coded in the usual binary method, a high level signifies the
bit is present and a low level means the bit is absent, to represent the
decimal number above the code.
Positive logic was used in the development of the light sensitive
screen. A voltage level of 0.8 volts or less represents a and a level







C. AND Gate That Triggers on Negative Going Pulse
D. Inverter
-O-
E. Inverter That Triggers on Negative Going Pulse
Figure 2. Logic Symbols

II. LIGHT SENSITIVE MATRIX
The problem of designing a light sensitive matrix can be divided into
three parts: sensing, sensitivity and buffering, and coding the sensed
information.
A. SENSING
The basic sensing element used is shown below. The sensing element is
a Texas Instrument type LS-400 N-P-N planar silicon photo device.
Figure 3. Basic Sensing Circuit ,
The device has no external lead for base current so the collector current
always equals the emitter current. The output is taken between Vi and ground.
If the device were in a dark room the collector and emitter current would be
equal to the dark current. The maximum dark current is about .025 microamps.
So Vi would equal Vcc -.025 volts if R were one million ohms. If the light
intensity from a light source is great enough to induce a current of
amps to flow, the device is saturated and V^ = Vcesat . If R is
V -V
cc cesat
large (1 megohm) the load line for the photo device is almost flat, so V e .
is small (V < .IV). The electrical specifications of the type LS-400
cesat
photo device are given below in Table I.

Symbol Min Typical Max Unit
h 1.0 3.0 ma






Table I. Electrical Specifications of Photo Device
Light current at 5 vdc*
Dark current at 30 vdc
Rise time**
Fall time**
^Measured with radiation of 9mw/cm in wave lengths from .7 to 1.0 microns.
**Measured with 1000 ohm series resistance in wave lengths from .7 to 1.0
microns.
B. SENSITIVITY
The sensitivity of the photo device is affected by the value of the
supply voltage, the value of the resistance in series with the collector
of the device, the intensity and spectrum of the light source, the distance
between the source and device, and any physical objects that may be between
the light source and photo device. The supply voltage can be regulated and
will be assumed constant. The resistance can be adjusted so that the sensing
element is saturated when the light source is at the maximum distance to be
sensed. Thus, within the area to be sensed, the sensitivity of the device
depends mainly on physical objects placed near the photo device.
The natural angular sensitivity of the photo device is too great to
obtain the narrow channels of sensitivity shown in Figure 1. Tubes of paper
were fabricated and placed around the photo device to reduce the angular
sensitivity of the device. The area of sensitivity of one such device is
shown below. If L is the length of the tube and d is the diameter, the maximum
distance of sensitivity (y) from the x-axis can be found by the equation
dx
y = —— . Experimentally the equation was found to be within ten per cent of
the observed values of y for values of x greater than 2L. For distances

LS-400
Figure 4. Area of Sensitivity
smaller than 2L the observed values of y were considerably greater than the
calculated values of y. A diagram of the observed values of y is shown in
Figure 4. The difference between observed and calculated values of y is
probably due to light being reflected by the walls of the cylinder until it
reaches the photo device.
One photo device with a collimating tube does not have the desired
column area of sensitivity. Two devices directly opposite one another on
the frame will make the sensitive area approximate the column area better
than a single device could. Two such devices are shown below.
A. Two Devices and Their Sensitive Areas
B. Sensitive Area from an OR Gate
C. Sensitive Area from an AND Gate
Figure 5

8If the outputs of the photo devices are used as inputs to an OR gate or an
AND gate the resulting areas of sensitivity are as shown in parts B and C
respectively of Figure 5. Both of these areas are better than the area ob-
tained with a single photo device.
Another method slightly more complex but giving the best area of sensi-
tivity consists of two or more photo devices having the collector resistor








A. Photo Devices and Buffer
B. Area of Sensitivity
Figure 6
The resistance R. is not large enough to cause a single photo device to be
saturated when the light source is present. However, the resistance can be
adjusted so that when the current from two or more photo devices is present,
the voltage developed across R^ will cause the photo transistors to be saturated
The area of sensitivity obtained by this method is shown in part B of Figure 6.
The flairing out at either end is again probably due to reflection along the

tube when the light source is close to the tube.
The buffer stage is needed to reduce the current that would be drawn away
from Rj^ to operate the logic gates. With the light source off V of the
buffer (Part A of Figure 6) should be less that 0.8 volts to ensure a logical
at the logic gates. When the light is on V
t
should be greater than 2 volts
to ensure a logical 1 at the logic gates.
When the light source is off the photo devices are effectively open and
the equivalent circuit of the base branch of the buffer is the series resistance
of R, , R , r, the base resistance of the 2N930, V ».. and R, . Q for ai» l y b ' cesat' 4 r
2N930 is about 300. The base resistance, r,, of a 2N930 is relatively small
and can be ignored, V\
t




Figure 7. Equivalent Base Circuit
The base current for V'
cc
= 5 volts, R = .5 Mfi , R2 = 2 .2 MA , and R^ = 500
n
4.4
is & = 1.5 n amp. The collector current then is about 0.45 mamp.
2.85 x 10 ^




*C 100 Kli. .
When the light source is on the photo transistors are saturated so there
is no input to the base of the buffer. Thus, the buffer is open and VQUt «VC(;1
C. CODING
Once any two sets of photo transistors have detected a light source, that
information must be coded so that the co-ordinates of the source are uniquely
determined. The basic ceding elements consist of a diode matrix and full
adders with two inputs.
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A schematic diagram of a screen divided into sixteen squares is shown
below. To simplify the schematic only the vertical photo devices and buffers
are shown. The top vertical photo device is not needed for coding since the
top row is coded zero. It is shown here because it is used to start a timer
and generate start and stop bits. The adders shown represent places in a
binary number, from top to bottom 2,2,2, and 2 . If the second photo
device is excited it is saturated so the input to its buffer is low. The
buffer is open so the input to the third adder is high. If the third photo
device is excited the input to the fourth adder is high by the same process.
If the fourth photo transistor is excited the input to both buffers is the
voltage drop of a diode, low, so both buffers are open and the input to the
third and fourth adders is high. The horizontal code is generated in the
same manner. If the light source is placed in the third square from the left
and third from the top the words 0010 and 1000 are generated and added. The
output from the adders is 1010, the code for that square. A schematic diagram
of a complete system for a screen divided into sixteen squares is shown in









































































Figure 9. Light Sensitive Matrix and Interface Electronics
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Shaded areas are ambiaaas are^s
Figure 10. Sensitivity Areas of a Light Screen

III. INTERFACE ELECTRONICS
A schematic diagram of the interface electronics is shown in Figure 9.
The circuit works as follows.
When a light pen is placed in a square, one vertical and one horizontal
set of photo devices is excited. The buffers that these devices drive then
have an output of logical 1. The horizontal output is binary coded starting
with zero at the left, e.g. (0, 01, 10, 11, ...). The vertical output is
coded, starting at the top with zero, in increments of the number of horizontal
squares. With four horizontal squares the vertical squares would be coded 0,
100, 1000, 1100.
The horizontal and vertical outputs are applied to a group of full adders
and the two words are added. The sum of the two words uniquely identifies one
of the small squares of the matrix. The binary code for the sum is applied in
parallel form to the AND gates of the multiplexer.
When any one of the vertical photo transistors are excited, the clock is
enabled and begines a series of pulses of a predetermined width. The pulses
drive a counter that opens the gates of the multiplexer in sequence from top
to bottom. Thus the information inputed to the multiplexer in parallel is out-
puted in serial. For the 16 square matrix only four of the eight gates of the
multiplexer are used so a logical one could be applied to a gate before and
after the four data gates and these could be used as start and stop bits.
Each time the counter goes through its cycle a binary word is outputed from
the multiplexer. The timer is used to ensure that the word is only outputed
once. When the clock is enabled, the timer is enabled. Q goes from one to
zero, enabling the counter and the multiplexer. The timer can be set to last
only as long as it takes for the clock to cycle the counter once. When the
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timer resets to its stable state Q goes back to one and resets the counter
and disables the multiplexer until the next time a photo device is activated.
A. TIMER
The timer consists of a Texas Instruments SN74121N monostable multivibra-
tor and a timing resistor and capacitor. Figure 11 is a logic diagram of an
SN74121N.
TIMING PINS
CC NO NC/- -> NC
H^umrinRmrri
Q NC Al A2 B Q
Figure 11. Multivibrator Logic Diagram
Al and A2 are negative edge triggered logic inputs, and will trigger the
one shot when either or both go to logical with B at logical 1. B is a
positive Schmitt-trigger input for slow edges or level detection, and will
trigger the one shot when B goes to logical 1 with either Al or A2 at logical 0,
The pulse width is determined by the timing resistor and capacitor and is adjus-
table from forty nanoseconds to forty seconds. The length of the timer is set
to the time required for the counter to complete one cycle. The relation
between timing resistance, capacitor, and pulse width (t = (Rln2)) is shown
below. For application in the circuit of Figure 9 inputs Al and A2 are
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The clock pulse generator consists of two Texas Instruments SN7A121N
monostable multivibrators and timing resistors and capacitors. The multivi-
brators are connected as shown in Figure 13. Gate 1 enables on a logical
and Gate 2 on a logical 1. Gate 1 is grounded for use in the circuit of





Figure 13. Clock Pulse Generator 5
Here t represents time before input transition, t . represents time after















1 1 1 1 1 1 Inhibit
2 X 1 X ii
3 X 1 X it
A X X 1 One shot
5 X X 1 One shot
6 1 1 1 X 1 One shot
7 1 1 1 X 1 One shot
8 X X 1 Inhibit
9 X 1 X
10 X 1 1 1 1
11 X 1 1 1 1
12 1 1 X
13 1 1 X
Table II. Multivibrator Truth Table 6
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Before a logical 1 is applied to Gate 2 both multivibrators are in their
natural state, Q. and 0~ are logical 0, and Q, and 0- are logical 1. When a
logical 1 is applied to B2 the situation is described by trial 4 or 5 of
Table II . Multivibrator 2 is in a one shot mode with the duration of the
pulse equal to R C_ln2. Q is now logical 1 while Q_ and thus Bl are logical
0. When multivibrator 2 reverts to its stable state the input status of
multivibrator 1 is described by trial 4 or 5 of the truth table. Multivibrator
1 goes into a one shot mode with a pulse of duration equal to RC.ln2. Q~
and Q 1 are now logical 0; Q-, Q- and thus A12, A22 are now logical 1. When
multivibrator 1 reverts to its stable state 0- becomes logical 1 and Q. and
thus A12, A22 become logical 0. The input conditions at multivibrator are now
described by trial 6 or 7 of the truth table. Multivibrator 2 is again in a
one shot mode with all inputs and outputs (All, A12, Bl, 0.
, Q , A21, A22, B2,
Q_, Q_) in the same state just after a logical 1 was applied to B2. The two
nmltivibrators repeat this cycle until logical 1 is removed from B„, When
the signal is removed from B_, multivibrator 2 goes into an inhibit mode and
both multivibrators revert to their stable state. The output pulse at Q~ is









The counter is a Texas Instruments SN7493N 4-bit binary counter.
The monolithic 4-bit binary counter consists of four master-slave
flip-flops which are internally interconnected to provide a divide-
by-two counter and a divide-by-eight counter. A gated direct reset
line is provided which inhibits the count inputs and simultaneously
returns the four flip-flop outputs to a logical 0. As the output
from flip-flop A is not internally connected to the succeeding flip-
flops the counter may be operated in two independent modes:
1. When used as a 4-bit ripple-through counter, output A
must be externally connected to input B. The input count
pulses are applied to input A. Simultaneous divisions of
2, 4, 8, and 16 are performed at the A, B, C, and D outputs
as shown in the truth table below.
2. When used as a 3-bit ripple-through counter, the input count
pulses are applied to input B. Simultaneous divisions of
v 2, 4, and 8 are available at the B, C, and D outputs. Inde-
pendent use of flip-flop A is available if the reset function








Figure 15. 4-Bit Binary Counter
To reset all outputs to logical both SI and S2 inputs must be at logical
1. Either (or both) reset inputs SI and S2 must be at logical to count.
Flip-flop A is not used in the circuit of Figure 9 because the eight
channel multiplexer only requires the divide by eight function of the counter.
The output from cj of the timer is used at SI and S2 to reset the inputs and
inhibit the count pulses from the clock pulse generator. The enable duration
of the timer can be set for one cycle of the counter ensuring that the binary




The adder of Figure 9 is a Texas Instruments SN7483N 4-bit binary full
adder. The adder performs the addition of two 4-bit binary numbers. The sum
(£ ) outputs are provided for each bit and the resultant carry (C4) is obtained
from the fourth bit. A logic diagram of one full adder is shown below.
C,
Figure 16. Full Adder
If the binary numbers A=ll and B=ll are to be added together, then A^ =
A9 B = B = 1. If the adder preceding the one shown is working correctly,
C. - 1 also. AND gates A, B, C, 2, 3, and 4 all have at least one input from
the inverted A
2
or B_ so the outputs of these gates are 0. Thus, the output
of NAND gate Y is 1. AND gate 1 has inputs of 1 from C. and NAND Y so its
output is 1. Thus NAND gate X has an output of 1 giving \ 2 = C2 1, the
expected results. A truth table for the entire adder is shown below. The



























1 1 1 1 1
1 1 1 1
1 1 1 1 c
1 1 1 1






1 1 1 1
1 1 1 1
1 1 1 1 1 1
Table III. 4-Bit Full Adder Truth Table11
E. MULTIPLEXER
The eight channel multiplexer of Figure 9 is a monolithic integrated
circuit, SN74151N, from Texas Instruments. The 74151 features complementary
outputs and a strobe-input which, when taken to a logical 0, enables the multi-
plexer. An input AND gate and its connections are shown in Figure 17.
W
ABC Strobe
Figure 17. Single Multiplexer Gate 12
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When the counter described in part C is in the condition A B = C 1
and the inverted strobe signal equals logical 1, any binary information at the
input line is allowed to pass through the gate. All other gates of the multi-
plexer are closed since their inputs from the counter are not ABC. The
information from the open gate is applied to an inverter through a NOR gate,
thus presenting the information unchanged at the output Y of the multiplexer.
The AND gates of the multiplexer of Figure 9 are arranged to open from top
to bottom as the counter cycles from ABC to A B C.
The strobe-input is taken from Q of the timer to insure that only one
binary sequence is generated each time the light sensitive surface is excited.
This is accomplished by setting the length of the timer equal to the time
required by the counter to complete one cycle.
F. SPECIAL CASE
If the number of squares on one of the sides of the matrix is a power
of two the adder network is not needed. The output of the horizontal and
vertical coding networks can be applied directly to the multiplexer. This
is because the squares are coded starting with zero and would run up to the
number just previous to the power of two. The vertical squares are coded
starting with the power of two. In other words the vertical squares will not
have numbers with one bits in any of the places where the horizontal squares
have one bits.
For example assume a matrix with eight squares per side, it is readily
seen that if any vertical number is added to any horizontal number, there is
no addition of ones so there is no need for circuitry to carry bits, thus no
need for an adder. For the 64 square matrix 6 bits are needed. The output
of the horizontal coder could be applied to three of the gates and the output
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Figure 18. Coding for an 8x8 Screen
The first horizontal row and first vertical column are coded zero. For
a code of zero no input is needed, thus for this row and column, no photo
transistors would be required. However, for that first square a start and
stop bit needs to be generated and the timer has to be set, so at least one
set of photo transistors has to be used.
G. DETECTING AMBIGUITIES
It is desirable to adjust the sensitive areas of the photo transistors
so there is always some output when the light source is present. If this is
done, the user will know when he has made a good or bad touch by observing
if the light is on or off. If the sensitive areas are made to slightly overlap
so their will always be some output when the light source touches the screen,
there will be small areas around the borders of each square where two different
sets of photo devices would be excited. When the light source is placed in
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6uch an area the output cannot be predicted and is probably meaningless. Two
systems have been designed to account for the ambiguous areas. In the first
system to be described a light flashes and the output is surpressed if an
ambiguous area is excited. The second system outputs the code of the square
involved with the smallest code number.
A logic diagram of the first system for the vertical photo devices are







Figure 19. User Warning System
When two adjacent sets of photo devices are excited the emitter follower
is turned on, turning on the light, and the output of the inverter of the
multiplexer strobe is logical 0, suppressing the output of the multiplexer.
In the second system logic gates are inserted between the buffers of the
photo transistors and the coding matrix. A logic diagram for the vertical
photo devices is shown below.
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Table IV. Co-Ordinate Selecting Truth Table
As shown by the truth table when two sets of photo devices are excited
the output of the logic gates is the output that would be excited if only the
set of photo devices with the smallest code had been excited.

IV. SUMMARY
The light sensitive system developed divides an eleven inch square into
sixteen smaller squares capable of being detected when a light source is
placed in them. The interface electronics generates two binary words for
each square which when added uniquely define the squares. The light sensitive
part of the system is a frame holding photo transistors and can be placed on
a slide projection screen, television screen, or any flat surface without
interfering with the visual properties of the surface. The maximum voltage
used in the system is the supply voltage which is five volts so there would
be no danger to the user.
The system developed has a greater input capability than most systems
used with a slide projector. Expanding the capabilities of the system could
be accomplished by adding additional photo transistors and an additional
multiplexer. An eleven inch screen could be easily divided into one inch
squares. The greater capabilities of the light sensitive system can be used
to increase the information presented on the visual surface.
The light sensitive surface is, for the user, a simple method of inputing
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